High-Performance VLSI Architecture for Very High-Order FIR Filters Based on Distributed Arithmetic
نویسندگان
چکیده
منابع مشابه
Implementing High-Order FIR Filters in FPGAs
Contemporary field-programmable gate arrays (FPGAs) are predestined for the application of finite impulse response (FIR) filters. Their embedded digital signal processing (DSP) blocks for multiply-accumulate operations enable efficient fixed-point computations, in cases where the filter structure is accurately mapped to the dedicated hardware architecture. This brief presents a generic systolic...
متن کاملImplementation of High Speed Pipelined Distributed Arithmetic Based FIR Filter
In the explosive growth of wireless and networking applications, Digital Signal Processing (DSP) operations are extensively used for characterizing and controlling the discrete input signals. For those DSP operations, Finite Impulse Response (FIR) filter is used to filter the unwanted/noise/distorted signals from the discrete input signals. In this study, design of Pipelined Distributed Arithme...
متن کاملA Flexible Design for Optimization of Hardware Architecture in Distributed Arithmetic based FIR Filters
FIR filters are used in many performance/power critical applications such as mobile communication devices, analogue to digital converters and digital signal processing applications. Design of appropriate FIR filters usually causes the order of filter to be increased. Synthesis and tape-out of high-order FIR filters with reasonable delay, area and power has become an important challenge for hard...
متن کاملVLSI high level synthesis of fast exact least mean square algorithms based on fast FIR filters
This paper relates experiences of algorithmic transformations in High Level Synthesis, in the area of acoustic echo cancellation. The processing and memory units are automatically designed for various equivalent LMS algorithms, in the FIR case, with important computational load. The results obtained with di erent lter lengths, give an accurate prototyping of new fast versions of the LMS algorit...
متن کاملMemory Efficient Architecture For High Speed Fir Filter Using Distributed Arithmetic
This paper presents the realization of memory efficient architecture using Distributed Arithmetic (DA) for implementation of Finite Impulse Response (FIR) filter. Here, the multipliers in FIR filter are replaced with multiplier less DA based technique. First, the theory of DA is described. In this technique, pre-computed values of inner product are stored in LUT, which are further added and shi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Transactions of the Society of Instrument and Control Engineers
سال: 2004
ISSN: 0453-4654
DOI: 10.9746/sicetr1965.40.442